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Abstract—The appearance of radix-22 was a milestone in the de-
sign of pipelined FFT hardware architectures. Later, radix-22 was 
extended to radix-2fe. However, radix-2fe was only proposed for 
single-path delay feedback (SDF) architectures, but not for feed-
forward ones, also called multi-path delay commutator (MDC). 
This paper presents the radix-2fe feedforward (MDC) FFT archi-
tectures. In feedforward architectures radix-2fe can be used for any 
number of parallel samples which is a power of two. Furthermore, 
both decimation in frequeney (DIF) and decimation in time (DIT) 
decompositions can be used. In addition to this, the designs can 
achieve very high throughputs, which makes them suitable for the 
most demanding applications. Indeed, the proposed radix-2* feed-
forward architectures require fewer hardware resources than par-
allel feedback ones, also called multi-path delay feedback (MDF), 
when several samples in parallel must be processed. As a result, 
the proposed radix-2fe feedforward architectures not only offer an 
attractive solution for current applications, but also open up a new 
research line on feedforward structures. 
Index Terms—Fast Fourier transform (FFT), multipath delay 
commutator (MDC), pipelined architecture, radix-2fe, VLSI. 
I. INTRODUCTION 
T HE FAST Fourier transform (FFT) is one of the most im-portant algorithms in the field of digital signal processing. 
It is used to calcúlate the discrete Fourier transform (DFT) ef-
ficiently. In order to meet the high performance and real-time 
requirements of modern applications, hardware designers have 
always tried to implement efficient architectures for the com-
putation of the FFT. In this context, pipelined hardware archi-
tectures [1]—[24] are widely used, because they provide high 
throughputs and low latencies suitable for real time, as well as 
a reasonably low área and power consumption. 
There are two main types of pipelined architectures: feedback 
(FB) and feedforward (FF). On the one hand, feedback archi-
tectures [1]—[14] are characterized by their feedback loops, i.e., 
some outputs of the butterflies are fed back to the memories 
at the same stage. Feedback architectures can be divided into 
single-path delay feedback (SDF) [l]-[6], which process a con-
tinuous flow of one sample per clock eyele, and multi-path delay 
feedback (MDF) or parallel feedback [7]—[14], which process 
several samples in parallel. On the other hand, feedforward ar-
chitectures [4], [5], [15]—[19], also known as multi-path delay 
commutator (MDC) [4], do not have feedback loops and each 
stage passes the processed data to the next stage. These archi-
tectures can also process several samples in parallel. 
In current real-time applications, the FFT has to be calculated 
at very high throughput rates, even in the range of Gigasamples 
per second. These high-performance requirements appear in ap-
plications such as orthogonal frequeney división multiplexing 
(OFDM) [9]-[12], [22] and ultra wideband (UWB) [10]-[13]. 
In this context two main challenges can be distinguished. The 
first one is to calcúlate the FFT of múltiple independent data 
sequences [22], [23]. In this case, all the FFT processors can 
share the rotation memory in order to reduce the hardware [22]. 
Designs that manage a variable number of sequences can also 
be obtained [23]. The second challenge is to calcúlate the FFT 
when several samples of the same sequence are received in par-
allel. This must be done when the required throughput is higher 
than the clock frequeney of the device. In this case it is necessary 
to resort to FFT architectures that can manage several samples 
in parallel. 
As a result, parallel feedback architectures, which had not 
been considered for several decades, have become very popular 
in the last few years [8]—[14]. Conversely, not very much at-
tention has been paid to feedforward (MDC) architectures. This 
paradoxical fact, however, has a simple explanation. Originally, 
SDF and MDC architectures were proposed for radix-2 [2], [17] 
and radix-4 [3], [17]. Some years later, radix-22 was presented 
for the SDF FFT [4] as an improvement on radix-2 and radix-4. 
Next, radix-23 and radix-24, which enable certain complex mul-
tipliers to be simplified, were also presented for the SDF FFT. 
An explanation of radix-2fc SDF architectures can be found in 
[6]. Finally, the current need for high throughput has been meet 
by the MDF, which includes múltiple interconnected SDF paths 
in parallel. However, radix-2fc had not been considered for feed-
forward architectures until the first radix-22 feedforward FFT 
architectures were proposed a few years ago [24]. 
In this work we present the radix-2fc feedforward FFT archi-
tectures. The proposed designs include radix-22, radix-23 and 
radix-24 architectures. The paper shows that radix-2fc can be 
used for any number of parallel samples which is a power of 
two. Accordingly, radix-2fc FFT architectures for 2,4, and 8 par-
allel samples are presented. These architectures are shown to be 
more hardware-efficient than previous feedforward and parallel 
feedback designs in the literature. This makes them very attrac-
tive for the computation of the FFT in the most demanding ap-
plications. 
STAGE 1 •{• STAGE 2 •{" STAGE 3 •{• STAGE 4 —»| 
Fig. 1. Flow graph of the 16-point radix-2 DIF FFT. 
This paper is organized as follows. Section II explains the 
radix-22 FFT algorithm and Section III shows how to design 
radix-22 FFT architectures. As a result, the pipelined radix-22 
feedforward FFT architectures are presented in Section IV, 
where architectures for different number of parallel samples 
using DIF and DIT decompositions are proposed. In Section V, 
the results are extended to radix-2fe and feedforward FFT archi-
tectures for radix-23 and radix-24 are presented. In Section VI, 
the proposed designs are compared to previous ones and in 
Section VII experimental results are provided. Finally, the main 
contributions of this work are summarized in Section VIII. 
II. RADIX-22 FFT ALGORITHM 
The ./V-point DFT of an input sequence x[n] is defined as 
N-l 
X[k] = J2 x[n]Wjf, k = 0,1,...,N-l (1) 
ra=0 
where W%k =
 e-ii^/^)^ 
When N is a power of two, the FFT based on the 
Cooley-Tukey algorithm [25] is most commonly used in 
order to compute the DFT efficiently. The Cooley-Tukey algo-
rithm reduces the number of operations from 0{N2) for the 
DFT to 0{N log2 N) for the FFT. In accordance with this, the 
FFT is calculated in a series of n = log. N stages, where p is 
the base of the radix, r, of the FFT, i.e., r = pa. 
Figs. 1 and 2 show the flow graphs of 16-point radix-2 
and radix-22 FFTs, respectively, decomposed using decima-
tion in frequency (DIF) [26]. At each stage of the graphs, 
s G {!,... ,n}, butterflies and rotations have to be calculated. 
Fig. 2. Flow graph of the 16-point radix-22 DIF FFT. 
The lower edges of the butterflies are always multiplied by — 1. 
These — 1 are not depicted in order to simplify the graphs. 
The numbers at the input represent the Índex of the input se-
quence, whereas those at the output are the frequencies, k, of 
the output signal X\k\. Finally, each number, (¡>, in between the 
stages indicates a rotation by 
W^=e-^*. (2) 
As a consequence, samples for which <j> = 0 do not need to 
be rotated. Likewise, if <j) e [0, iV/4, N/2,3ÍV/4] the samples 
must be rotated by 0°, 270°, 180°, and 90°, which correspond 
to complex multiplications by 1, —j, —1 and j , respectively. 
These rotations are considered trivial, because they can be per-
formed by interchanging the real and imaginary components 
and/or changing the sign of the data. 
Radix-22 is based on radix-2 and the flow graph of a radix-22 
DIF FFT can be obtained from the graph of a radix-2 DIF one. 
This can be done by breaking down each angle, <j>, at odd stages 
into a trivial rotation and a non-trivial one, <j>', where <j>' = 
<f> mod N/4, and moving the latter to the following stage. This 
is possible thanks to the fact that in the radix-2 DIF FFT the ro-
tation angles at the two inputs of every butterfly, <¡>A and <f>s, 
only differ by 0 or JV/4. Thus, if<j>A = <¡>' and <f>B = <f>' + JV/4, 
the rotation <j>' is moved to the following stage in accordance 
with 
Ae-&*' ±Be~'^*'+N^ = [A± (-j)B] • e~^*' (3) 
where the first side of (3) represents the computations using 
radix-2 and the second one using radix-22, A and B being the 
input data of the butterfly. In radix-2, A and B are rotated before 
the butterfly is computed, whereas in radix-22 B is rotated by 
the trivial rotation —j before the butterfly, and the remaining ro-
tation is carried out after the butterfly. Consequently, rotations 
by <fi' can be combined with those rotations of the following 
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Fig. 3. Proposed 4-parallel radix-22 feedforward architecture for the computation of the 16-point DIF FFT. 
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TABLEI 
PROPERTIES OF THE RADIX-22 FFT ALGORITHM FOR DIF AND DIT 
Properties Radix-22 
Butterflies 
Trivial rotations 
(odd s) 
Non-trivial rotations 
(even s) 
DIF 
On — s 
®n—s ' ®n—s — 1 = J-
bn-s + 1 +bn-s — 1 
DIT 
On — s 
®n—s ' ®n—s — 1 = J-
bn-s-1 +^>n-s-2 — 1 
stage. This derivation of radix-22 from radix-2 can be observed 
in Figs. 1 and 2 for the particular case of N — 16. 
Analogously, the radix-22 DIT FFT can be derived from the 
radix-2 DIT FFT. Contrary to DIF, for DIT the non-trivial rota-
tions <fi' are moved to the previous stage instead of the following 
one. 
III. DESIGNING RADIX-22 FFT ARCHITECTURES 
The proposed architectures have been derived using the 
framework presented in [24]. The design is based on analyzing 
the flow graph of the FFT and extracting the properties of the 
algorithm. These properties are requirements that any hardware 
architecture that calculates the algorithm must fulfill. The prop-
erties of the radix-22 FFT are shown in Table I. The following 
paragraphs explain these properties and how they are obtained. 
The properties depend on the Índex of the data, i" = 
6„_ i , . . . , b\, 6o, where (=) will be used throughout the paper 
to relate both the decimal and the binary representations of a 
number. This Índex is included in Fig. 2 both in decimal and in 
binary. 
On the one hand, the properties related to the butterfly indi-
cate which samples must be operated together in the butterflies. 
This condition is 6n_s both for DIF and DIT decompositions 
and means that at any stage of the FFT, s, butterflies opérate 
in pairs of data whose Índices differ only in bit 6„_s, where 
n — log2 N is the number of stages of the FFT. In Fig. 2 it 
can be observed that at the third stage, s — 3, data with Índices 
I — 12 = 1100 and I' — 14 = 1110 are processed together 
by a butterfly. These Índices differ in bit b\, which meets 6n_ s , 
since n — log2 N — log2 16 — 4 and, thus, 6„_s — 64-3 — b\. 
On the other hand, there are two properties for rotations. At 
odd stages of the radix-22 DIF FFT only those samples whose 
index fulfills 6„_s • 6„ - s - i — 1 have to be rotated. These ro-
tations are trivial and the symbol (•) indicates the logic AND 
function. For the 16-point radix-22 FFT in Fig. 2 only samples 
with Índices 12, 13, 14, and 15 must be rotated at the first stage. 
For these Índices 63 • 62 — 1 is fulfilled, meeting the property 
bn-s • bn-s-i — 1, since n — 4 and s — 1. Conversely, at even 
stages rotations are non-trivial and they are calculated over in-
dexed data for which 6n_s+i + 6n_s — 1, where the symbol 
(+) indicates the logic OR function. 
IV RADIX-22 FEEDFORWARD FFT ARCHITECTURES 
This section presents the radix-22 feedforward architectures. 
First, a 16-point 4-parallel radix-22 feedforward FFT architec-
ture is explained in depth in order to clarify the approach and 
show how to analyze the architectures. Then, radix-22 feedfor-
ward architectures for different number of parallel samples are 
presented. 
Fig. 3 shows a 16-point 4-parallel radix-22 feedforward FFT 
architecture. The architecture is made up of radix-2 butterflies 
(R2), non-trivial rotators (®), trivial rotators, which are dia-
mond-shaped, and shuffling structures, which consist of buffers 
and multiplexers. The lengths of the buffers are indicated by a 
number. 
The architecture processes four samples in parallel in a con-
tinuous flow. The order of the data at the different stages is 
shown at the bottom of the figure by their Índices, together with 
the bits bi that correspond to these Índices. In the horizontal, 
indexed samples arrive at the same terminal at different time in-
stants, whereas samples in the vertical arrive at the same time 
at different termináis. Finally, samples flow from left to right. 
Thus, indexed samples (0, 8,4,12) arrive in parallel at the inputs 
of the circuit at the first clock cycle, whereas indexed samples 
(12, 13, 14, 15) arrive at consecutive clock cycles at the lower 
input terminal. 
Taking the previous considerations into account, the archi-
tecture can be analyzed as follows. First, it can be observed 
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Fig. 4. Circuit for data shuffling. 
that butterflies alway s opérate in pairs of samples whose índices 
differ in bit 6n_s , meeting the property in Table I. For instance, 
the pairs of data that arrive at the upper butterfly of the first stage 
are: (0, 8), (1, 9), (2, 10), and (3, 11). The binary representation 
of these pairs of numbers only differ in 63. As, n — 4 and s — 1 
at the first stage, 6„_s — 64_i — 63, so the condition is fulfilled. 
This property can also be checked for the rest of the butterflies 
in a similar way. 
Second, Table I shows that rotations at odd stages are trivial 
and only affect samples whose Índices fulfill6„_a-6n-a-i — 1-
By particularizing this condition for the first stage, 63 • 62 — 1 
is obtained. In the architecture shown in Fig. 3 the Índices that 
fulfill this condition are those of the lower edge and, thus, a 
trivial rotator is included at that edge. On the other hand, the 
condition for non-trivial rotations at even stages is 6„_s+i + 
6n_s — 1,63+62 — lbeing for the second stage. As 63+62 — 0 
for all indexed samples at the upper edge of the second stage, 
this edge does not need any rotator. Conversely, for the rest of 
edges 63 + 62 — 1, so they include non-trivial rotators. 
The rotation memories of the circuit store the coefficients <f> 
of the flow graph. It can be seen that the coefficient associated 
to each Índex is the same as that in the flow graph of Fig. 2. For 
instance, at the flow graph the sample with Índex I — 14 has 
to be rotated by (¡> — 6 at the second stage. In the architecture 
shown in Fig. 3 the sample with Índex I — 14 is the third one 
that arrives at the lower edge of the second stage. Thus, the third 
position of the rotation memory of the lower rotator stores the 
coefficient for the angle <f> — 6. 
Thirdly, the buffers and multiplexers carry out data shuffling. 
These circuits have already been used in previous pipelined FFT 
architectures [4], [17]-[20], and Fig. 4 shows how they work. 
For the first L clock cycles the multiplexers are set to "0", L 
being the length of the buffers. Thus, the first L samples from 
the upper path (set A) are stored in the output buffer and the first 
L samples from the lower path (set C) are stored in the input 
buffer. Next, the multiplexer changes to " 1 " , so set C passes to 
the output buffer and set D is stored in the input buffer. At the 
same time, sets A and B are provided in paraUel at the output. 
When the multiplexer commutes again to "0", sets C and D are 
provided in parallel. As a result, sets B and C are interchanged. 
Finally, the control of the circuit is very simple: As the multi-
plexers commute every L clock cycles and L i sa power of two, 
the control signáis of the multiplexers are directly obtained from 
the bits of a counter. 
Fig. 5 shows the proposed radix-22 feedforward architectures 
for the computation of the 64-point DIF FFT. Figs. 5(a)-(c) 
show the cases of 2-parallel, 4-parallel, and 8-parallel samples, 
respectively. These circuits can be analyzed as has been done 
for the architecture in Fig. 3. For this purpose, the order of the 
samples at every stage has been added at the bottom of the ar-
chitectures. 
As can be seen in Fig. 5, in the proposed architectures the 
number of butterflies depends on to the number of samples in 
parallel, P — 2P. For any P-parallel TV-point FFT the number 
of butterflies is P/2 • log2 N — P • log4iV. Therefore, the 
number of complex adders is 2P • log4 N. Likewise, the number 
of rotators is 3P/4 • (log47V — 1). The only exception is for 
P — 2. In this case, the number of rotators is 2 • (log4 N — 1). 
The proposed architectures can process a continuous flow of 
data. The throughput in samples per clock cycle is equal to the 
number of samples in parallel P — 2P, whereas the latency 
is proportional to the size of the FFT divided by the number 
of parallel samples, i.e., N/P. Thus, the most suitable archi-
tecture for a given application can be selected by considering 
the throughput and latency that the application demands. In-
deed, the number of parallel samples can be increased arbi-
trarily, which assures that the most demanding requirements are 
met. 
Finally, the memory size does not increase with the number 
of parallel samples. For the architectures shown in Fig. 5, the 
shuffling structure at any stage s £ [p, n — 1] requires P — 
2P buffers of length L — N/2S+1. According to this, the total 
sample memory of the architectures is 
n - l log2 JV-1 
5>-L= £ V-
a=p s = p 
N 
2S+J N - 2
P
 = N - P. (4) 
Therefore, a total sample memory of N addresses is enough 
for the computation of an iV-point FFT independently of the 
degree of parallelism of the FFT. Indeed, the total memory of 
N — P addresses that the proposed architectures require is the 
minimum amount of memory for an TV-point P-parallel FFT. 
Sometimes input samples are provided to the FFT in natural 
order and output frequencies are also required in natural order 
[27], [28]. Under these circumstances, reordering circuits are 
required before and after the FFT to adapt the input and output 
orders [27], [28]. For the proposed radix-22 feedforward FFTs 
the memory requirements for natural I/O depend on the FFT size 
and on the number of parallel samples. For a P-parallel iV-point 
FFT a total memory of size N — N/P is enough to carry out the 
input reordering, whereas a total memory of size N is enough 
for the output reordering [24]. 
The proposed approach can also be used to derive radix-22 
feedforward architectures FFT for DIT. In this case, the proper-
ties for DIT in Table I must be considered. Accordingly, Fig. 6 
shows a 4-parallel radix-22 feedforward architecture for the 
computation of the 64-point DIT FFT. This architecture can be 
compared with the DIF versión in Fig. 5(b). It can be noted that 
both DIF and DIT architectures use the same number of hard-
ware components. Nevertheless, the layout of the components 
is different. For any number of parallel samples, DIF and DIT 
architectures also require the same number of components. 
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Fig. 5. Proposed radix-22 feedforward architectures for the computation of the 64-point DIF FFT. (a) 2-parallel radix-22 feedforward FFT. (b) 4-parallel radix-22 
feedforward FFT. (c) 8-parallel radix-22 feedforward FFT. 
V EXTENSIÓN TO RADix-2fc 
Table II shows the properties for the radix-23 and radix-24 
FFT algorithms. As for radix-22, these properties have been 
obtained directly from the flow graphs of the algorithms. The 
conditions for butterflies are the same for all stages of the FFT, 
whereas the conditions for rotations depend on the stage, s. Ro-
tations are classified into trivial (T), non-trivial (NT), and rota-
tions by W% or W\§. Rotations by W% and WIQ are not-trivial, 
but include a reduced set of angles [29]. According to (2), ro-
tations by W% only consider angles that are múltiples of 7r/4, 
whereas W\§ only includes múltiples of 7r/8. This allows for 
the simplification of the rotators that carry out the rotations. For 
this purpose, different techniques have been proposed in the lit-
eratee. They include the use of trigonometric identities [30], 
the representation of the coefficients in canonical signed digit 
(CSD) [9] and the scaling of the coefficients [29]. Finally, inthe 
table i 6 Z and, thus, for radix-2fc the type of rotation repeats 
every k stages. 
Fig. 7(a) and (b) show the proposed radix-23 feedforward ar-
chitectures, respectively for 2 and 4 samples in parallel. It can 
be observed that radix-23 feedforward architectures only require 
general non-trivial rotators every three stages. Additionally, the 
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Fig. 6. Proposed 4-parallel radix-22 feedforward architecture for the computation of the 64-point DIT FFT. 
TABLE II 
PROPERTIES OF THE RADIX-23 AND RADIX-24 FFT ALGORITHMS FOR DIF AND DIT 
Properties Radix-23 
Butterflies Vs 
s = 3¿ + 1 
Rotations s = 3¿ + 2 
s = 3i + 3 
Properties Radix-24 
Butterflies Vs 
s = 4¿ + 1 
s = 4¿ + 2 
Rotations 
s = 4i + 3 
s = Ai + 4 
DIF 
% - 3 
b n - s ' ( b n - s - l +bn-s-2) = 1 
&n—s ' ®n — s — 1 — t 
b n - s + 2 + b n - s + 1 + b n - s = 1 
Ws 
T 
NT 
DIF 
Un— s 
On—s ' ®n — s— 1 — t 
( b n - s + 1 + b n - s ) ' ( b n - s - l - r - b n - s - 2 ) = 1 
Un—s ' un — s— 1 — t 
b n - s + 3 + b n - s + 2 + b n _ 3 + l + bn-s = 1 
T 
w16 
T 
NT 
DIT 
On — s 
bn — s ' ^n— s — 1 — 1 
b n - s - l ' ( b n - s + b n - s + l ) = 1 
b n - s - l + b n - s - 2 + b n - s - 3 = 1 
T 
Ws 
NT 
DIT 
O n - s 
(b„ 
bn-
un — s ' un— s — 1 — t 
- s + 1 + b n - s ) ' ( b n - s - l + b n - s - 2 ) = 1 
un — s ' Un — s — 1 — 1 
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Fig. 7. Proposed radix-23 feedforward architectures for the computation of the 64-point DIF FFT. (a) 2-parallel radix-23 feedforward FFT. (b) 4-parallel radix-23 
feedforward FFT. 
architectures must calcúlate rotations by W%, which are rep-
resented by squared-shaped rotators. Compared to the 2-par-
allel radix-22 feedforward architecture in Fig. 5(a), the 2-par-
allel radix-23 feedforward FFT in Fig. 7(a) has the same number 
of butterflies, rotators and total memory. However, some of the 
rotators for radix-23 calcúlate rotations by Ws, which can be 
simplified. Likewise, the 4-parallel radix-23 feedforward FFT 
in Fig. 7(b) includes fewer general rotators than the radix-22 
one in Fig. 5(b). 
The proposed radix-24 feedforward FFT architectures for 
N — 256 are shown in Fig. 8. The architectures also include 
square-shaped rotators, which carry out the rotations by WIQ. 
Note that the 2-parallel radix-24 feedforward FFT is very 
similar to the 2-parallel radix-22 one, with the difference that 
general rotators every four stages in radix-22 are substituted by 
W\e rotators in radix-24. For 4-parallel samples, radix-24 also 
needs fewer general rotators than radix-22 and radix-23. 
Architectures for a higher number of samples in parallel can 
also be obtained using radix-2fc. For a general case of a P-par-
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Fig. 8. Proposed radix-24 feedforward architectures for the computation of the 256-point DIF FFT. (a) 2-parallel radix-24 feedforward FFT. (b) 4-parallel radix-24 
feedforward FFT. 
allel radix-2fc iV-point feedforward FFT, the number of complex 
adders is equal to 
P-log2N (5) 
the number of general rotators can be calculated as 
p.nwjJL-X ¡f P < 2 ' (6) 
and the total memory is N — P. Likewise, the throughput is al-
ways equal to the number of parallel samples, P, and the latency 
is N/P. 
Note that apart from general rotators, the architectures must 
include rotators that calcúlate the simpler non-trivial rotations 
by WL, where L = 2k is the number of angles of the kernel. 
These kernels are W% and Wi6, respectively for radix-23 and 
radix-24, which allow for efficient hardware implementations. 
Nevertheless, if k is larger, radix-2fc architectures include W¿ 
kernels with larger number of angles. As a result, the imple-
mentation of these rotators becomes more complicated, being 
necessary to resort to general rotators in most cases. 
Note also that the proposed radix-2fc feedforward FFT ar-
chitectures can be used for any number of parallel samples, 
P = 2P. Conversely, conventional feedforward architectures 
based on radix-r are only for r > P. 
VI. COMPARISON AND ANALYSIS 
Table III compares the proposed structures to other efficient 
pipelined architectures for the computation of an iV-point FFT. 
The architectures are classified into 2-parallel, 4-parallel, and 
8-parallel ones. The first two columns indicate the type of archi-
tecture and the radix. The rest of the table shows the trade-off 
between área and performance. On the one hand, área is mea-
sured in terms of the number of rotators, adders and memory. As 
different applications demand different input and output orders, 
circuits for data reordering before and after the FFTs are not con-
siderad in the comparison. Rotators are required for non-trivial 
rotations. In Table III they are classified into rotators for W% and 
Wie, and general rotators for other non-trivial rotations. The 
total number of rotators is also included. 
On the other hand, performance is represented by throughput 
and latency. The latency is defined as the number of clock cycles 
that the architecture needs to process an input sequence, consid-
ering that it receives a continuous flow of data. Meanwhile, the 
throughput indicates the number of samples per clock cycle that 
are processed. In all architectures this throughput is equal to the 
number of samples that are processed in parallel. 
Among 2-parallel architectures, the proposed radix-2fc feed-
forward FFTs require the same number of rotators, adders and 
memory as the radix-2 feedforward FFT [4]. However, some 
of the rotators in radix-23 and radix-24 FFTs can be simplified, 
as they only have to calcúlate rotations by W% and W\$. Com-
pared to previous radix-24 parallel feedback architectures [11], 
the proposed radix-24 designs save 50% of the adders and re-
duce the memory requirements, while having the same number 
of rotators. 
As regards 4-parallel architectures, the proposed radix-22 
feedforward FFT and the radix-4 feedforward FFT [18], [19] 
require the lowest number of rotators, adders and memory 
among all the designs in the literature. Although radix-22 and 
radix-4 architectures require the same total number of hardware 
resources for 4-parallel samples, the layout of these resources 
is different: Whereas radix-22 admits circuits for data manage-
ment and rotators between radix-2 butterflies, in radix-4 pairs 
of consecutive sets of radix-2 butterflies must necessarily be 
together in order to form the radix-4 butterfly. 
By comparing the proposed 4-parallel radix-23 and radix-24 
architectures to the 4-parallel radix-4 feedforward FFT [18], 
[19], it can be observed that radix-23 and radix-24 have the same 
number of adders and memory, but need fewer general rotators. 
The proposed 4-parallel architectures also improve on par-
allel feedback architectures [9], [13]. The reason lies in the fact 
that in feedback FFTs the utilization ratio of butterflies is 50% 
and the parallelization cannot improve this ratio. Conversely, 
the proposed designs have a utilization ratio of 100%, so the 
number of adders is halved. Likewise, the number of rotators 
is reduced in the proposed architectures with respect to parallel 
feedback ones. Specifically the proposed radix-22 architecture 
TABLE III 
COMPARISON OF THE PROPOSED RADIX-2fc FEEDFORWARD ARCHITECTURES TO O T H E R APPROACHES FOR THE COMPUTATION OF AN JV-POINT FFT 
PIPELINED 
ARCHITECTURE 
Type Radix 
ÁREA 
Rotators 
Total General Wg or Wi6 
Complex 
Adders 
Complex Data 
Memory 
PERFORMANCE 
Latency 
(cycles) 
Throughput 
(samples/cycle) 
2-PARALLEL ARCHITECTURES 
FF (MDC) , Radix-2 [4] 
FB (MDF) l Radix-22 [12] 
FB (MDF) ' Radix-24 [11] 
2(log4 JV -
2(log4 JV -
1) , 
1) ' 
2 ( l o g 4 J V - l ) ' 
2 ( l o g 4 J V - l ) , 0 
2 ( Iog 4 J V - l ) l 0 
2 ( l o g 1 6 J V - l ) ' 2(log16JV) 
4(log4 JV) 
8(log4 JV) 
8(log4 JV) 
N 
JV 
3JV/2 
N/2 
N/2 
N/2 
FF (MDC) | Proposed, radix-22 
FF (MDC) i Proposed, radix-23 
FF (MDC) ' Proposed, radix-24 
2(log4 JV -
2(log4 JV -
2(log4 JV -
1) , 
1) ' 
1) ! 
2(log4 JV - 1) 
2(log8 N-l) 
2(log16 N-l) 
0 
loggiV 
2(log16 N) 
4(log4 N) 
4(log4 N) 
4(log4 JV) 
N 
N 
N 
N/2 
N/2 
N/2 
4-PARALLEL ARCHITECTURES 
FF (MDC) 
FF (MDC) 
FB (MDF) 
FB (MDF) 
Radix-4, [5] 
Radix-4, [18], [19] 
Radix-24, [9] 
Radix-24, [13] 
3(log4 N -
3(log4 N -
4(log4 N -
4(log4 N -
1) 
1) 
1) 
1) 
3(log4 N-l) 
3(log4 N-l) 
4(log16 N-l) 
4(log16 JV - 1) 
0 
0 
4(log16 JV) 
4(log16 JV) 
8(log4JV) 
8(log4 JV) 
16(log4 JV) 
16(log4 JV) 
8JV/3 
JV 
JV 
JV 
JV/3 
JV/4 
JV/4 
JV/4 
FF (MDC) 
FF (MDC) 
FF (MDC) 
Proposed, radix-22 
Proposed, radix-23 
Proposed, radix-24 
3(log4 JV -
4(log4 JV -
3.51og4JV-
3(log4 JV - 1) 
4(log8 JV - 1) 
4(log16 N-l) 
0 
2(log8 JV) 
3(log16 JV) 
8(log4 JV) 
8(log4 JV) 
8(log4 JV) 
JV 
JV 
JV 
JV/4 
JV/4 
JV/4 
-PARALLEL ARCHITECTURES 
FF (MDC) 
FF (MDC) 
FB (MDF) 
FB (MDF) 
Radix-8, [5] 
Radix-2, [16] 
Radix-2, [7] 
Radix-24 , [8] 
6 log4 JV 
8(log 4 JV -
8(log 4 JV -
8( log 4 JV -
7 
1) 
1) 
1) 
7( log 8 JV - 1) 
8( log 4 JV - 1) 
8( log 4 JV - 1) 
8( log 1 6 JV - 1) 
2( log 8 JV) 
0 
0 
516-ÍV) 
16(log4 JV) 
16(log4 JV) 
32( log 4 JV) 
32( log 4 JV) 
16JV/7 
JV 
JV 
JV 
2JV/7 
JV/8 
JV/8 
JV/8 
FF (MDC) 
FF (MDC) 
FF (MDC) 
Proposed, radix-22 
Proposed, radix-23 
Proposed, radix-24 
6( log 4 JV -
6 log4 JV -
71og 4JV-
1) 
7 
8 
6( log 4 JV - 1) 
7( log 8 JV - 1) 
8(log16 N-l) 
0 
2(log8 JV) 
6(log16 JV) 
16(log4 JV) 
16(log4 JV) 
16(log4 JV) 
JV 
JV 
JV 
JV/8 
JV/8 
JV/8 
saves 25% of the total number of rotators. Furthermore, the pro-
posed 4-parallel radix-24 feedforward FFT saves 50% of the 
adders and 25% of the Wie rotators with respect to radix-24 
parallel feedback architectures [9], [13]. 
Finally, the proposed 8-parallel radix-2fc architectures im-
prove on all previous designs in the literature. The proposed 
8-parallel radix-22 feedforward FFT saves 25% of the rotators 
with respect to radix-2 feedforward FFTs [16], and 50% of 
the adders and 25% of the rotators with respect to feedback 
architectures [7]. The proposed 8-parallel radix-23 feedforward 
FFT reduces the memory requirements and latency of previous 
radix-8 feedforward FFTs [5], and the proposed 8-parallel 
radix-24 feedforward FFT saves 12% of the W\e rotators and 
50% of the adders with respect to radix-24 parallel feedback 
designs [8]. 
VII. EXPERIMENTAL RESULTS 
The presented architectures have been programmed for the 
use in field-programmable gate arrays (FPGAs). The designs 
are parameterizable in the number of points N, wordlength, and 
number of samples in parallel P. Table IV shows post-place and 
route results for different configurations of N and P, using a 
wordlength of 16 bits. The target FPGA is a Virtex-5 FPGA, 
XC5VSX240T-2 FF1738. This FPGA mcludes DSP48E blocks 
that can be used to carry out mathematical operations. In the pro-
posed designs these blocks have been used to implement com-
plex multipliers that carry out the rotations of the FFT. 
Fig. 9 compares the área of the proposed architectures to 
other equivalent high-throughput pipelined FFTs architectures 
TABLE IV 
Á R E A AND PERFORMANCE OF THE PROPOSED P - P A R A L L E L JV-POINT 
R A D I X - 2 2 FEEDFORWARD FFT ARCHITECTURES FOR 16 BITS 
FFT 
P ' JV 
16 
64 
4 i 256 
1024 
1
 4096 
16 
64 
8 i 256 
1024 
4096 
64 
ifi ' 2 5 6 
16
 i 1024 
4096 
Área 
Slices 
386 
695 
1024 
1425 
2388 
688 
1312 
1979 
2497 
3540 
2657 
3754 
5044 
6423 
DSP48E 
12 
24 
36 
48 
60 
24 
48 
72 
96 
120 
96 
144 
192 
240 
Latency 
0*s) 
0.026 
0.081 
0.221 
1.055 
6.120 
0.025 
0.081 
0.223 
0.630 
2.744 
0.078 
0.151 
0.406 
1.516 
Freq. 
(MHz) 
458 
384 
389 
270 
173 
400 
283 
242 
249 
200 
245 
252 
229 
193 
Throughput 
(MS/s) 
1831 
1536 
1554 
1081 
693 
3204 
2263 
1937 
1995 
1598 
3921 
4033 
3666 
3082 
[5], [21] for the same FPGA and synthesis conditions. Full 
streaming architectures (FS) have been generated using the 
tool presented in [21], which pro vides optimized pipelined 
architectures for a given radix and number of parallel samples. 
As in previous section, the results in the graphs do not include 
additional circuits for adapting the input and output data orders. 
The results for 4-parallel pipelined architectures are shown in 
Fig. 9(a). In the figure, the numbers next to the lines indicate the 
amount of DSP48E slices that each architecture requires. It can 
be observed that the proposed radix-22 architectures require less 
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Fig. 9. Área of 4-parallel and 8-parallel pipelined FFT architectures. (a) 4-par-
allel pipelined FFT architectures. (b) 8-parallel pipelined FFT architectures. 
área than previous designs for any FFT size, N. This improve-
ment increases with the size of the FFT. For 8-parallel samples, 
Fig. 9(b) shows that the proposed designs also improve over 
radix-2 and radix-4 architectures, and the larger N the larger the 
savings. Architectures that use radix-8 need less DSP48E blocks 
at the cost of a significant increase in the number of slices. 
Fig. 10 compares the throughput of the proposed designs to 
other 4-parallel and 8-parallel pipelined FFTs. As can be ob-
served, the proposed designs achieve the highest throughputs 
both for 4-parallel and 8-parallel designs. Indeed, even higher 
throughput can be achieved by resorting to 16-parallel radix-22 
feedforward architectures, as was shown in Table IV. 
VIII. CONCLUSIÓN 
This paper extends the use of radix-2fc to feedforward (MDC) 
FFT architectures. Indeed, it is shown that feedforward struc-
tures are more efficient than feedback ones when several sam-
ples in parallel must be processed. 
In feedforward architectures radix-2fc can be used for any 
number of parallel samples which is a power of two. Indeed, the 
2000 
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Fig. 10. Throughput of 4-parallel and 8-parallel pipelined FFT architectures. 
number of parallel samples can be chosen arbitrarily depending 
of the throughput that is required. Additionally, both DIF and 
DIT decompositions can be used. 
Finally, experimental results show that the designs are effi-
cient both in área and performance, being possible to obtain 
throughputs of the order of GSamples/s as well as very low la-
tencies. 
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